Name: \_\_\_\_\_

#### ECET 331 – Digital Integrated Circuits

# Lab 5 BCD Adder

- **Objective:** Students successfully completing this lab exercise will accomplish the following objectives:
  - 1. Augment their experience in using Quartus II to enter, simulate and implement a digital design.
  - 2. Become familiar with the concept of a BCD adder.
  - 3. Augment their experience with Karnaugh maps to include maps with five input variables.
  - 4. Gain experience using VHDL to describe the BCD adder design in both a Boolean expression format and in a truth table format.
- **Equipment:** Laptop PC running Quartus II, Altera UP-2 trainer board and cabling, jumper wires.

#### Procedure 1 - Schematic Entry:

- 1. Create a folder on the T: drive of your computer or your portable storage media called *"yourname\_lab5"*. Also create a corresponding project by the same name. Create new folders as you study new circuits.
- 2. The truth table for a BCD adder conversion circuit is shown below. Karnaugh maps are also included with this lab. Study section 7.7 in the textbook and use the K-maps to generate logic expressions for the five outputs.

Bir	nary Su Digits	um of T + Carry	Two B y In Bit	CD t	Decimal	Corrected BCD (Carry Out + BCD)		
Cin	S₃	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>		Cout	$T_3T_2T_1T_0$	
0	0	0	0	0	0	0	0000	
0	0	0	0	1	1	0	0001	
0	0	0	1	0	2	0	0010	
0	0	0	1	1	3	0	0011	
0	0	1	0	0	4	0	0100	
0	0	1	0	1	5	0	0101	
0	0	1	1	0	6	0	0110	
0	0	1	1	1	7	0	0111	
0	1	0	0	0	8	0	1000	
0	1	0	0	1	9	0	1001	
0	1	0	1	0	10	1	0000	
0	1	0	1	1	11	1	0001	
0	1	1	0	0	12	1	0010	
0	1	1	0	1	13	1	0011	
0	1	1	1	0	14	1	0100	
0	1	1	1	1	15	1	0101	
1	0	0	0	0	16	1 0110		
1	0	0	0	1	17	1	0111	
1	0	0	1	0	18	1	1000	
1	0	0	1	1	19	1	1001	

Truth Table: Modified from Table 7.11, page 389 of the text.

- 3. Generate and enter schematics for the output expressions from step 2.
- 4. Compile your design. Assign the appropriate device for your Altera UP-2 board. Assign pin numbers and recompile.

- 5. Simulate your design. The five inputs (C, S<sub>3</sub>, S<sub>2</sub>, S<sub>1</sub> and S<sub>0</sub>) can be combined as a group and the truth table below can be displayed in time as we saw in a previous lab. Verify that your circuit performs correctly. Investigate and fix any errors before proceeding to the next step.
- 6. Have the instructor verify your working design in simulation. Turn in a copy of your schematic and a copy of your waveform output for input combinations 0-31 (either printed from the simulation or hand-drawn). Explain any unexpected outputs.

Instructor's Signature: \_\_\_\_\_ Date: \_\_\_\_\_

#### Procedure 2 - VHDL Boolean Expression Entry:

- 7. Create a separate folder on the T: drive of your computer or your portable storage media called "*yourname\_lab5\_be*" (for "Boolean Expression"). Also create a corresponding project by the same name.
- 8. In the project, open a new VHDL file. Save the file as "*yourname\_lab5\_be.vhd*". Use the Quartus II text editor to enter your design as described below.
- 9. Use pages 133-140 in your textbook as a guide to writing VHDL. Create a VHDL representation of your design by writing your design expressions as concurrent statements in the VHDL language. Take notice of syntax conventions and order of operations.

Note: The name of the entity is given in the first and last lines of the entity declaration and *must* match the file name.

- 10. Compile and simulate your design as you did in steps 4 and 5 above.
- 11. Have the instructor verify your working design in simulation. Turn in a copy of your source code and simulation output for input combinations 0-31.

Instructor's Signature: \_\_\_\_\_ Date: \_\_\_\_\_

### Procedure 3 - VHDL Truth Table Entry:

- 12. Create a separate folder on the T: drive of your computer or your portable storage media called "*yourname\_lab5\_tt*" (for "Truth Table"). Also create a corresponding project by the same name.
- 13. In the project, open a new VHDL file. Save the file as "*yourname\_lab5\_tt.vhd*". Use the Quartus II text editor to enter your design as described below.
- 14. A truth table is encoded in VHDL using a selected signal assignment statement. An example of this construct is shown in your textbook on pages 138-9.

Another example (for a BCD-to-Seven-Segement Decoder) is shown on the last page of this lab handout. Note how the input and output ports are converted to bit\_vectors for use in the architecture part of the file. This example is discussed in the textbook on pages 285-6

- 15. Compile and simulate your design as before. Have the instructor verify your working design in simulation.
- 16. Have the instructor verify your working designs in simulation. Turn in a copy of your source code and simulation output for input combinations 0-31.

Instructor's Signature: \_\_\_\_\_ Date: \_\_\_\_\_

# Karnaugh Maps:

1. For  $T_0$ : By inspection.

 $T_{0} = S_{0}$ 

2. For  $T_1$ : Make sure you are able to derive the given equation.



$$T_1 = \overline{CS_3}S_1 + S_3S_2\overline{S_1} + C\overline{S_1}$$

3. For  $T_2$ : Derive the equation for  $T_2$  from the K-map below.







5. For C<sub>OUT</sub>: Make sure you are able to derive the given equation



 $C_{OUT} = C + S_3 S_2 + S_3 S_1$ 

### Coding Example:

bcd_7seg.vhd												
BCD-to-seven-segment decoder												
Programmed by Bob Dueck												
ENTITY bcd_/seg IS												
P	ORT (	11 10										
	a3, a2,	ai, au	:	IN	BIT;							
	а, b, c	, a, e,	I,g :	00.1	BTT);							
END DCa_/	/seg;											
λοαυττέα	TIPE cover cor	ment OF	had 7sea	TC								
AKUHIILUIUKE SEVEN_SEGMENT UF DCQ_/SEG IS												
SIGNAL INPUT: BIT VECTOR (5 DOWNTO 0);												
BEGIN	ionin oucpue	D11_V10	1010 (0 200		,,							
i	nput.<= d3 & d	12 & d1	;05 &									
W	ITH input SELE	ECT										
	output	<=	"0000001"	WHEN	"0000",							
	-		"1001111"	WHEN	"0001",							
			"0010010"	WHEN	"0010",							
			"0000110"	WHEN	"0011",							
			"1001100"	WHEN	"0100",							
			"0100100"	WHEN	"0101",							
			"1100000"	WHEN	"0110",							
			"0001111"	WHEN	"0111",							
			"0000000"	WHEN	"1000",							
			"0001100"	WHEN	"1001",							
			"1111111"	WHEN	OTHERS;							
	Gerre				+							
	Sepa	rate the	e output ve		to make	Individual	pin outputs.					
	a b	<=	output(6)									
	u D	<=	output(5)									
	d	<=	output(4)	;								
	e	<=	output(2)	;								
	f	<=	output(1)	;								
	a	<=	output(0)	;								
	2											

END seven\_segment;

# Extra Credit (20 points):

Add additional code to either of the VHDL forms of your BCD adder design to activate the two seven-segment displays on the Altera UP-2 board. Program the board. Have the instructor verify your working circuit.

Instructor's Signature: \_\_\_\_\_ Date: \_\_\_\_\_