

## Basic Digital Arithmetic

- Signed binary number
- A binary number of fixed length whose sign ( $+/-$ ) is represented by one bit (usually MSB) and its magnitude by the remaining bits
- Unsigned binary number
- A binary number of fixed length whose sign is not specified by a bit
- All bits are magnitude and the sign is assumed +

- Sum
- Result of an addition operation of two (or more) binary numbers (operands)
- Augend
- Addend
- Carry
- A digit (or bit) that is carried over to the next most significant bit during an N -bit addition operation
- The carry bit is a 1 if the result was too large to be expressed in N bits


## Basic Rules (Unsigned)

- One bit unsigned addition

Cin A B Sum Cout
$0+0=00$
$0+1=10$
$1+1=0 \quad 1$
$1+1+1=11$



Binary Subtraction (example 1)
1110

-1001 $\quad$\begin{tabular}{l}
110(10) <br>
\hline$?$

$\quad$

Borrow stage <br>
\hline $010 \quad 1$
\end{tabular}

$(14-9=5)$

## Signed Binary Numbers

## - Sign bit

- A bit (usually the MSB) that indicates whether a number is positive(=0) or negative (=1)
- Magnitude Bits
- The bits of a signed binary number that tell how large it is in value


## Basic Subtraction Rules

- One bit unsigned subtraction

Borrow A B Diff
$0-0=0$
$1-0=1$
$1-1=0$
$10-1=1\left(2_{10}-1_{10}=1_{10}\right)$

ECET 331 - Digital Integrated Circuits


Signed Binary Numbers

- True Magnitude Form
- A form of signed binary whose magnitude bits are the TRUE binary form (not complements)
- 1's Complement
- A form of signed binary in which negative numbers are created by complementing all bits
- 2's Complement
- A form of signed binary number in which the negative numbers are created by complementing all the bits and adding a 1 ( 1 's Complement +1 )

ECET 331 - Digital Integrated Circuits


$$
\begin{aligned}
+72 & =01001000 \\
-72 & =10110111 \text { (1's comp) } \\
& +\quad 1
\end{aligned}
$$

$$
\text { ECET } 331 \text { - Digital Integrated Circuits }
$$

## Signed Binary Addition

- Done in the same way as unsigned addition
- Positive: Sign = 0 except...
- Both operands must Both operands must of magnitude bits

$$
\text { +30: } 00011110
$$

- Both operands must +105: 01101001 have a sign bit


## Signed Binary Subtraction

- Using complement notation, we can add a negative number rather than subtracting a positive number
- Same circuitry for both operations
- This does not work for true magnitude numbers




## Negative Sum or Difference

- If True Magnitude Form is used for subtraction, results will be incorrect
- If the results from a 1's complement or 2's complement is negative ( $\mathrm{S}=1$ ), the magnitude is found by taking the complement of the result

```
+65: 0100 0001
-80: + 10110000 (2's C.)
            11110001 (Negative sum)
            0000 1110 (Invert)
    + 1 (Add 1)
            0000 1111 (Final Answer: 15, negative)
```


## Range of Signed Numbers

- Range of positive numbers is 0 to $2^{\mathrm{N}}-1$ for an N bit magnitude
- Range of negative numbers is -1 to $-2^{\mathrm{N}}$ for an N bit magnitude
- Example: 8-bit range (i.e. 7-bit magnitude) $\left(-2^{7}<x<2^{7}-1\right)$ or $(-128<x<127)$



## Sign Bit Overflow

## - Overflow

- A erroneous carry into the sign bit of a signed binary number that results from a sum or difference that is larger than can be represented by the magnitude bits
- Results in a false positive or a false negative number



## False Positive Overflow

- Addition of two 8-bit negative numbers
- Two positive numbers added with a result greater than +127 for 8-bit numbers causes an overflow
-80: 10110000 (2's C.)
$-65:+10111111$ (2's c.)
01101111 (positive - False)

A sum of 2 positive numbers is always positive. A sum of 2 negative numbers is always negative. Any 2's complemen arithmetic which contradicts this has produced an overflow in the sign bit.

## BCD Codes

- Binary Coded Decimal
- A code used to represent each decimal digit of a number by a 4-bit binary value
- Valid Digits for 0-9 are (0000 to 1001) the binary codes 1010 to 1111 are invalid
- Called an 8421 Code due to the decimal weight of each bit position






## Fast Carry (or Look-Ahead Carry)

- A combinational network that generates the final $\mathrm{C}_{\mathrm{out}}$ directly from the operand bits ( $A_{1}$ to $A_{N}, B_{1}$ to $B_{N}$ )
- It is independent of the operations of each FA Stage (unlike the ripple carry)


## Fast (Look-Ahead) Carry

- Has a small propagation delay compared to the ripple carry
- Delay is 3 gates for a 4-bit adder compared to 8 for the ripple carry


Subtraction using 2's complement addition allows use of parallel FAs

- The subtract operation involves adding the inverse of the subtrahend to the minuend and then add a 1

ECET 331 - Digital Integrated Circuits



## BCD Adder (1)

- A parallel adder whose output sum is in groups of 4 bits each representing a BCD (8421) digit
- Basic design is a 4-bit binary parallel adder to generate a 4-bit sum of $A+B$
- Sum is input to the four bit input of a $B_{\text {IN }}$ to $B C D$ code converter



## BCD Code Converter

- Code converter design is based on the 4-bit adder used with Table 7.11 in the text
- The complete design is shown in Fig. 7.26
- The $A_{i}$ inputs of the code converter adder are fixed to be either a $0000(C=0)$ or $0110(C=1)$. The 0110 corrects binary overflow to BCD


## Entity Example

2-to-4 decoder
ARCHITECTURE behavioral OF decode1 IS
BEGIN
Y0 <= (not D1) and (not D0);
Y1 <= (not D1) and (D0);
Y2 <= (D1) and (not D0);
Y3 <= (D1) and (D0);
END decoder;


## Selected Signal Assignments

## - Uses a VHDL construct called WITH SELECT

- Basic Format

WITH (my_vector) SELECT

- The selected signal state us used to determine the output changes

Architecture Using Selected Signal Assignment

## ARCHITECTURE behavioral OF decode1 IS

BEGIN
WITH (D) SELECT
Y <= "0001" WHEN "00",
"0010" WHEN "01",
"0100" WHEN "10",
"1000" WHEN "11",
"0000" WHEN OTHERS;
END decoder;



## SS Architecture Outputs

a <= output(6);
b <= output(5);
c <= output(4);
d <= output(3);
Intermediate signal
e <= output(2);
f <= output(1);
$\mathrm{g}<=$ output(0);
END seven_segment;

## VHDL Sequential Process

- A process is a VHDL construct which encloses statements which are to be evaluated sequentially
- A process is executed when a signal in a sensitivity list changes

PROCESS(Sensitivity List) BEGIN

Sequential Statements; END PROCESS;



## 4-to-1 Mux Architecture

ARCHITECTURE mux4to1 of mux4 is
begin
PROCESS(S) -- Process is sensitive to S ( $\mathrm{S} 1, \mathrm{so}$ ) Selects BEGIN

CASE $S$ Is
WHEN "00" $\Rightarrow \mathrm{Y}^{2}<=\mathrm{D}(\theta)$;
WHEN "01" => Y <= D(1);
WHEN "10" => Y <= D(2);
WHEN "11" => Y <= $D(3)$;
WHEN OTHERS => Y <= ' 0 ';
END CASE;
END PROCESS
END mux4to1;
ECET 331 - Digital Integrated Circuits


Parity Generator (6-Bit) Architecture


ARCHITECTURE behavioral OF pargen IS BEGIN
paritv <= A0 XOR A1 XOR A2 XOR A3 XOR A4 XOR A5; END behavioral;




## Other Structures

- The preceding example mapped directly to 4 FA components
- Another approach would be to use a VHDL repetitive loop construct called a GENERATE statement
- This is similar to a FOR loop with an index variable
- Both types are still ripple-carry adders



## 4-Bit Adder Architecture with GENERATE Statement

ARCHITECTURE adder of add4gen Is
COMPONENT full_add
PORT ( a, b, cin : IN BIT;
cout, sum : OUT BIT );
SIGNAL c : BIt_VECTOR (4 downto 0);
begin
$\mathrm{C}(\mathrm{\theta})<=\mathrm{c} 0$;
FOR i IN 1 to 4 GENERATE
adders: full_add PORT MAP( $a(i), b(i), c(i-1), c(i), \operatorname{sum}(i))$; end generate;
END adder;

